

UNITED STATES PATENT APPLICATION

**METHOD AND SYSTEM FOR COMMUNICATION ON A
POWER DISTRIBUTION LINE**

INVENTOR

William A. Arden

Schwegman, Lundberg, Woessner, & Kluth, P.A.

1600 TCF Tower

121 South Eighth Street

Minneapolis, Minnesota 55402

ATTORNEY DOCKET 1390.001US1

DRAFTING ATTORNEY

Charles E. Steffey

TOPTO 5459260

METHOD AND SYSTEM FOR COMMUNICATION ON A POWER
DISTRIBUTION LINE

5

Technical Field

The technical field relates generally to communication systems. More particularly, it pertains to providing a communication on power lines transmitting power at a power line frequency.

Background

10

Communication of information over a power line is useful in a number of situations. In order to do so, individual transmitters and receivers associated with them may be placed at varying locations along a power line to send and receive data. For example, it may be desired to transmit power consumption data from each of the users to a central station. In other examples, it may be desired to send
15 signals from a central location to individual users for load control or other applications.

15

A number of systems have been proposed for communicating over AC power lines in the past. All of the systems must cope with the fact that AC power lines are usually noisy and are already connected to various control and other
20 devices capable of affecting the proper operation of a communication system. It is also necessary to have a system that allows for the simultaneous communication of a plurality of signals to and from a multitude of users.

20

In some power line communication systems an input signal is converted to a frequency by a voltage to frequency converter and the output of the voltage to
25 frequency converter is used by an FM transmitter to modulate a carrier signal which is then transmitted over the power line. Such a system requires two stages of modulation. Such a system may provide a 1 to 6 KHz varying frequency at the V/F converter and a carrier of about 200KHz at the output of the FM transmitter. Such high frequency carrier signals are not capable of passing through power line

25

5 transformers and thereby are limited in their utility for applications requiring communication between a central station and users through transformers.

In other power line communications systems, two stages of modulation are provided to a signal provided by a data source having a very low bandwidth but the carrier frequency provided by the second stage of modulation is less than 10
10 KHz. Such systems however, have still required two modulation steps to achieve the signal to be transmitted on the power line because the previous modulation techniques employed were incapable of producing, through a single modulation step, narrow bandwidth carriers at higher frequencies.

To provide a reliable communication system, for transmission of very low
15 bandwidth information, there is a need for a transmission system where a single modulation step provides a highly stable low bandwidth communication signal suitable for communication via power lines carrying AC power.

Brief Description of the Drawings

Fig. 1 is a functional diagram of a multipoint data communication system
20 for use over a power line carrying AC power;

Fig. 2 is a functional diagram of a substation transmission system;

Fig. 3 is a data flow block diagram of the transmitter in figure 1 and 2;

25 Fig. 4 is a block diagram of the Transmitter Power line frequency tracker of Fig. 3;

Fig. 5 is a schematic of the multipoint transmitter and power supply of Fig.
3;

30 Fig. 6 is a diagram showing the output switch waveform;

Fig. 7 is a schematic diagram showing aspects of the transmitter and power supply of Fig. 3;

35 Fig. 8 is a schematic diagram of an embodiment of a voltage mode signal input box of Fig. 1;

5 Figure 1 is a block diagram of an embodiment of a multipoint data
transmission system 10 in accordance with the present invention. An alternating
current power 7.2 kV distribution line 12 is shown which may, in some
embodiments, comprise three conductors carrying three phase electrical power.
One end of power line 12 may connect to power providing apparatus at a
10 substation and the other end connects to further power consuming devices which
are not shown. Capacitor banks 14 may exist on power line 12 for power factor
correction. A first transformer 16 is connected to power line 12 and has a
secondary winding 18 which, in one embodiment, provides 240 volt line power.
A power line communication transmitter 20 may be connected across secondary
15 winding 18 of transformer 16. A further transformer 21, which may be located
remotely from transformer 16, is accessed by a signal input box 22 which is in
turn connected to a power line communications receiver 24.

Fig. 2 is a block diagram of a substation based communications system 26.
A substation transformer 28 is connected to a transmitter module 30 containing
20 three power line communications transmitters, one for each phase of the power
line. Each of the individual substation transmitters can be configured to transmit
information independently from the other two transmitters, although doing so
would require keeping track of which phase of the transmission line is connected
to a particular receiver with which communication is intended. In practice it is
25 easier to transmit the same signal on each phase of the transmission line. The
phase of the signals generated by the three transmitters are shifted 120 degrees
from each other so that the signal can be received from either Y connected or delta
connected pole transformers.

Receiver 24 in Fig. 2 monitors both the current and the voltage of each
30 phase of the substation.

Fig. 3 is a data flow block diagram of an embodiment of a single channel
transmitter 20 of the type shown in Figures 1 and 2. In various communications

5 systems constructed in accordance with the present invention the information
communicated in the system may come from a variety of sources. In one
embodiment, a transducer such as an optical interrupter or a disk reflective
recorder 32 may be used to measure disk rotation in a power usage meter or other
device. In another embodiment, suitable sensors may provide temperature or
10 security information. In some cases a modem, not shown, receives the
information for transmission over the power line from a remote source.

Information from transducer 32 is delivered to a data shifter and packet
generator 34 which, in response to timing generated by a bit clock 36, converts
the information to be transmitted into data packets. In another embodiment, a
15 standard synchronous protocol, such as the HDLC (High-level Data Link Control)
protocol specified in ISO 3309-1979 [2], is used. In the HDLC embodiment the
packet is commenced by the transmission of at least six "1"s followed by a zero
and then the first byte of information is transmitted. A zero is inserted after five
consecutive "1"s as called for in the protocol. A CRC coding scheme is utilize to
20 make sure that only good packets are accepted.

The packets from generator 34 are passed to a power line frequency tracker
circuit 38 which is shown in more detail in Figure 4. Frequency tracker 38 is
responsible for generating the high frequency signal coupled to power line 12 by
output driver 40 and also generates the clock signal for bit clock 36. The power
25 line carrier signal from power line 12 is an input to power line frequency tracker
38. An A/D converter 40 is shown separately in Fig. 3 receiving the power
carrier signal from power line 12 and delivering an output signal to the remainder
of power line tracker 40. A more detailed functional block diagram of frequency
tracker 38 and its related components is shown in Figure 4.

30 Power line frequency tracker 38 converts the packet data generated by
packet generator 34 into the sequence of mark and space frequencies used in a
frequency shift keying system to represent the information for transmission over

5 the power line. The coding in the packet generator is non-return to zero coding so that the sequence of space and mark frequencies remains at the space or mark frequency during transmission of long strings of "1"s or "0"s. In another embodiment, the coding in packet generator 34 is non-return to zero invert coding so that the sequence of space and mark frequencies changes every time a "1" is
10 sent. The mark and the space frequencies are derived from the power line carrier by the power line frequency tracker 38. Each transmitter sends its information over power line 12 at space and mark frequencies which differ slightly from those employed in each of the other transmitters operating in the system.

15 Although it is possible to transmit information over power lines at a wide range of frequencies, certain frequencies have distinct operating advantages over others. For example, it is known that the distance that a transmitted signal travels is dependent upon the frequency which is sent, the transmitted power and the bandwidth of the signal. Signals having frequencies below 5 kHz can travel through capacitor banks. Signals employing frequencies between 5 kHz and 10
20 kHz will travel through transformers but are greatly attenuated at power correction factor correction capacitor banks. Signal frequencies above 10 kHz will not travel through pole transformers.

For the above and other reasons it has been determined that the 5 kHz band facilitates propagation of signals onto the power line in the voltage mode through
25 transformers. The band below 2 kHz is most easily transmitted in the current mode. It appears that the most suitable transmission frequencies are clustered around the prime number harmonics of the power line second harmonic because there is less noise at the prime harmonic than at other locations. Thus in one embodiment selection of the 43rd harmonic of 60 Hz power results in a carrier of
30 5160 +/- 60 Hz.

In short, the power line frequency tracker circuit of Fig. 4 operates by utilizing an oscillator in a frequency locked loop which compares the frequency

5 difference between an internal reference signal generated within frequency tracker
38 and the power line frequency and generates an output signal which has a
frequency which is a non-integer multiple of the internal reference frequency.
Additionally, the frequency tracker circuit generates an internal time reference for
bit clock 36 which controls the timing of packet generator 34.

10 In Fig. 4 A/D converter 40 receives an input signal 42 which is
representative of the power line frequency. A/D converter 40 samples the power
line frequency at a sampling rate which is determined by output 41 of voltage
controlled oscillator 44 which operates at a nominal 5kHz frequency. The output
of A/D converter 40 is mixed with the modified output of oscillator 44 which is
15 divided by a constant X in a divider block 46 which generates either the space or
the mark frequency at which the transmitter is intended to operate. The signal 47
indicating whether it is the space or the mark frequency that is being generated at
any particular time is provided to divider 46 by packet generator 34. The output
48 of divider 46 is scaled down to the nominal 60Hz frequency of the internal time
20 reference 49 which is used to control the timing of the bit clock in Fig. 3.

The internal time reference 49 at the output of divider block 46 is also
provided to sine and cosine tables 50, 52 which have their outputs mixed with the
output of A/D converter 40 to define a vector that represents the phase difference
between the internally generated reference signal and the power line frequency.
25 The quadrature and in phase magnitude components of the phase vector are put
through low pass filters 54, 56 to remove noise. A phase calculation is
performed by an arctangent circuit 58 which outputs the instantaneous phase
difference 59 between the reference and the carrier at each measuring interval. A
phase change calculation block 60 compares the present phase difference with the
30 previous measurements to provide an indication of the change in phase occurring
during a time increment. A circular code is used to represent the phase change so
that the output is a signed number ranging from -180 to +180.

5 An output 61 of phase calculator 60 is coupled to a proportional plus
integral and differential or PID unit 62 which receives the change in phase as an
input signal and provides an output signal 68 as the signal for controlling the
frequency of oscillator 44. As shown in Fig. 4, the differential integral path is not
10 proportional path 64 of PID 62 where it is summed with the signal passed through
integral path 66 and an error signal 68 is provided to oscillator 44. Since the loop
is primarily closed on the change in phase of the 60 HZ rather than on the phase
itself, the system operates as a frequency lock loop rather than a phase lock loop.

15 The PID signal 68 to the oscillator 44 is preloaded at startup and in one
embodiment is limited to a working range between 45 Hz and 65 Hz. The divider
constants are set each time there is a switch from space to mark frequency and
back. A state change detector 70 monitors the output of data shifter and packet
generator 34 and detects when the carrier changes state to add or subtract a
20 constant from the integral part of the PID 62. The proportional portion of the PID
signal 68 is used to dampen oscillations in the closed frequency loop and to control
the settling of the system in a selected period of time.

 An output 72 of oscillator 44 is coupled to a transmitter and power supply
module 74 shown in more detail in Fig. 5. In one embodiment the oscillator output
44 may be the interrupt IRQ which is generated once per cycle of the oscillator.
25 Transmitter module 74 uses mosfets 76 and 78 to switch currents in a resonant
circuit comprised of capacitors 80 and 82 and inductor 84. Fig. 6 is a
representation of the waveforms of switches 76 and 78 showing the coordination
of the operation of transistors 76 and 78 relative to each other and also shows how
the switching pattern for switches 76 and 78 changes depending upon whether the
30 60 Hz power line carrier has a positive slope or a negative slope. The duty cycle
of the ON times of the mosfets 76 and 78 are varied by control circuitry 85 to
control the voltage to which large storage capacitor 86 is allowed to charge while

5 zener diode 88 puts a limit on the maximum voltage of the five volt supply 90.
The sinusoidal waveform 92 is the waveform of the voltage signal applied by
transmitter 74 to power line 12 as a result of the operation of the switches 76 and
78 in response to the interrupt signals 72 of oscillator 44.

10 An embodiment of one of the three transmitters of transmitter and power
supply module 40 of Fig. 3 is shown in Fig. 7 which shows a transmitter and
power supply adapted for substation use. The unit generally operates in a manner
similar to that shown in Fig. 5. Zener diode 88 limits the maximum voltage
across capacitor 86 until controller 85 assumes control of the voltage by altering
the pulse width of the pulses of the waveforms switched by mosfets 76 and 78. A
15 service switch 92 is used to turn the transmitter off.

The substation transmitter could also use a lower voltage capacitor and a
step up transformer (not shown) to couple the signal onto the substation bus.

20 The details of the voltage mode signal box 22 as shown in block diagram in
Fig. 1 are illustrated in more detail in Fig. 8. In the signal input box 22 of Fig. 8
an AC wall pack transformer 96 is plugged into the AC power line 12. The power
line voltage is divided down by a divider comprised of a resistor 98 and a variable
resistor 100. The output is connected to a jack 102 for providing it to the receiver
in Fig. 9. A further divider of a capacitor 104 and a variable resistor 106 also
provides a representation of the transmitted signal at jack 108 for use as the input
25 signal in power line frequency tracker 38 of the transmitter 20 of Fig. 3 and 4.

The transmitted information may be recovered using the receiver of Fig. 9.
It performs direct quadrature down conversion of the signal from transmission line
12 by a single channel receiver 24 which is shown in a more detailed receiver data
flow block diagram of Fig. 9. In the flow diagram of Fig. 9 the input signal 108
30 from the signal input box of Fig. 8 is mixed with the sine and cosine of the mark
and space frequencies for the particular channel. In mark paths 110 and 112 the
mixed output, a vector that represents the frequency difference between the mark

5 frequency and the input frequency, is then sent to a low pass filter which is set to settle in one bit time. The low pass is set to not pass most of the space frequency so that when a space frequency is being received, the vector will be smaller than it is when it is transmitting a mark frequency. Similarly, space paths 114 and 116 handle the space frequency in a manner similar to the handling of the mark
10 frequency. The amplitude of the mark and space vectors is calculated by amplitude computation blocks 118 and 120 and their outputs are compared by comparator 122 to create a data signal 124. A bit clock detector 126 watches for transitions of data signal 124 and on each transition adds to or subtracts from the phase depending upon the direction of the error. The sensed changes in the data
15 signal 124 are input to the bit detector 128 which checks the data signal to determine if it has changed state. If it has, it sends a "1" to a packet decoder 130. If it has not, it sends a "0" to packet decoder 130.

Packet decoder 130 also comprises a counter and a state machine. The counter looks for the sequence of 6 "1"s in a row and if detected, it will set the
20 state machine to "0". The state machine clocks data bytes into the buffer and looks for a "0" between bytes. If it sees 6 "1"s after a byte, it checks the packet length and CRC to see if the received packet is valid.

In one embodiment, a separate FM lock 132 can be implemented to measure the direction of phase change of the larger of the mark and space vectors
25 and sums that number with the output of the receiver frequency tracker circuit 134. The gain of the frequency lock is limited to prevent it from locking on to an adjoining channel or the other frequency (mark or space).

Fig. 10 is a data flow block diagram of a multichannel receiver 136 for use in the systems of Fig. 1 or fig. 2 with code optimization. In multichannel receiver
30 136 the signal input 108 is summed with a center frequency signal 138 in the middle of the band of signals carried on the multiple channels incorporated in the receiver. The center frequency signal 138 is received from receiver power line

5 frequency tracker 134 which numerically derives it from the power line voltage
 signal 102 from signal input box 22. The outputs 139 and 140 represent a vector
 that contains the signals that are shifted either positively or negatively from the
 center frequency. Vector signals 139 and 140 are low passed to limit their
 bandwidth and then delivered to the channel decoders 142, one embodiment of
 10 which 144 is shown in Fig. 10.

In channel decoder 144 center mark and center space frequency reference
 signals 146 directly numerically derived from the power line carrier by receiver
 power line frequency tracker 134 carrier are provided. The sine and cosine
 transformations of the center mark and space frequencies are vector multiplied
 15 with the low passed I and Q signals representing the vector containing signals that
 are either positive or negative from the center frequency. The channel decoders
 142 mix the signal to create dot product and cross product signals to perform a
 multiplication of the vectors in what is equivalent to a single mixing stage. The
 amplitude computation circuits 146 and 148 and data decoder and logger operate
 20 in the same manner as similar circuitry illustrated in Figure 9.

Finally, Figure 11 is a block diagram of the receiver power line frequency
 tracker which is shown in more detail than appears in Figs. 9 and 10. It operates
 in a manner very similar to the transmitter power line frequency tracker of Figure
 4. In one embodiment a receiver A/D 152 is optionally clocked by an oscillator
 25 154 to run at a fixed rate of 44.1 kHz. For each cycle of A/D 152 an output 156
 of a PID 158 is added to an accumulator that represents the phase of oscillator
 154. The oscillator phase is then used to create sine and cosine signals
 representative of a vector which are mixed with the output of A/D 152 and low
 passed to create a vector representative of the phase 164. The change in phase
 30 166 is input to PID 158. The constants of PID 158 are adjusted to take into
 account the frequency of the transmitted frequency and the output of PID 158 is
 the frequency of the power line 12. In one embodiment, the output of PID 158

5 may be multiplied by any number to control oscillator 154 for operation at any necessary frequency.

Figure 12 is a schematic diagram of a basic substation transmitter and power supply 168. It operates similarly to the transmitter shown in block diagram form in Fig. 3. Control circuitry 170 drives transistors 172 and 174 to create a
10 PWM modulated output signal which is applied to the power line through pole transformer 172. In one embodiment three 10Kva pole transformers are connected to a 7.2 Kv three phase power line to provide 208 volts Y which are equivalent to providing 120 V to ground. The 120 V from transformer 172 is rectified by diodes 174, 176 to create DC voltages + and - 170 V which are shared by the
15 three transmitters that are utilized. Capacitor 178 and inductor 180 are used to prevent the power supply from distorting the output signal. In one embodiment the resonant frequency of capacitors L_4 and C_4 is set to be resonant at the transmitted frequency.

The PWM signal produced by the switching action of transistors 172 and
20 174 is used to drive the resonant circuit comprised of L_1 , C_1 , C_2 and the inductance of pole transformer 172. Inductance L_3 and capacitor C_3 184 filter out the PWM frequency.

In one embodiment C_1 can be removed if control 170 compensates for the 60 Hz waveform applied on Q1 and Q2. In that instance control 170 would
25 measure the input voltage waveform and alter the PWM duty cycle to both transmit power and up convert energy into the power supply capacitors C_6b and C_7 which would then charge to the voltage, above 170 volts, set by control system 170.

Although specific embodiments have been illustrated and described herein
30 for purposes of description of the preferred embodiment, it will be appreciated by those of ordinary skill in the art that a wide variety of alternate and/or equivalent implementations calculated to achieve the same purposes may be substituted for

5 the specific embodiments shown and described without departing from the scope
of the present invention. Those with skill in the electrical, computer and
telecommunication arts will readily appreciate that the present invention may be
implemented in a very wide variety of embodiments. This application is intended
to cover any adaptations or variations of the preferred embodiment discussed
10 herein. Therefore, it is manifestly intended that this invention be limited only by
the claims and the equivalents thereof.

0976543 041804
10870 5649260